

Sub  
B1

1 1. A digital signal processor comprising:  
2 a mathematical processor;  
3 an input processor that processes input signals to the digital signal  
4 processor;  
5 an output processor that processes output signals from the digital  
6 signal processor;  
7 a master processor that controls said mathematical processor, said  
8 input processor and said output processor; and  
9 a storage selectively accessible by each of said processors.

1 2. The digital signal processor of claim 1 further including a random  
2 access memory processor that stores intermediate calculation results.

1 3. The digital signal processor of claim 2 including a bus coupling each  
2 of said processors to said storage.

1 4. The digital signal processor of claim 1 wherein said input and  
2 output processors also implement mathematical operations.

1 5. The digital signal processor of claim 1 wherein each of said  
2 processors have their own instructions sets.

1 6. The digital signal processor of claim 1 wherein said processors  
2 communicate with one another through said storage.

Cont  
B1

1           7.     The digital signal processor of claim 1 wherein each of said  
2 processors use very long instruction words.

1           8.     The digital signal processor of claim 1 wherein said master  
2 processor provides the timing for the other processors.

1           9.     The digital signal processor of claim 1 wherein said master  
2 processor waits for the input processor to complete a given operation.

1           10.    The digital signal processor of claim 1 wherein each of said  
2 processors includes its own random access memory.

1           11.    The digital signal processor of claim 1 wherein said storage  
2 includes a plurality of registers, said registers automatically transfer existing data  
3 from a first register to a second register when new data is being written into said  
4 first register.

1           12.    The digital signal processor of claim 11 wherein said input  
2 processor causes the automatic transfer of data.

1           13.    The digital signal processor of claim 11 wherein said mathematical  
2 processor causes said data to be transferred from one register to another.

1           14.    The digital signal processor of claim 1 including a mathematical  
2 processor which is pipelined.

B1

1           15. The digital signal process of claim 1 wherein said mathematical  
2 processor is a multi-cycled mathematical processor.

1           16. A method of digital signal processing comprising:  
2           using a first processor to process input signals to said digital signal  
3 processor;  
4           using a second processor to process output signals from said signal  
5 digital signal processor;  
6           using a third processor for mathematical operations;  
7           controlling said first, second and third processors using a fourth  
8 processor; and  
9           enabling each of said processors to selectively access a storage.

1           17. The method of claim 16 including providing the timing from said  
2 fourth processor for each of the other processors.

1           18. The method of claim 16 including automatically transferring data  
2 from a first register in said storage to a second register in said storage when new  
3 data is being written into said first register.

1           19. The method of claim 18 including automatically transferring said  
2 data in response to action by said first processor.

1           20. The method of claim 18 including automatically transferring said  
2 data in response to action by said third processor.

21. The method of claim 18 including storing a bit which indicates which processor may control said automatic transfer of data from one register to another.

22. The method of claim 16 including accommodating for timing differences between said processors by operating one of said processor in a pipelined fashion.

23. The method of claim 16 including accommodating differences in processing cycle time of one of said processors by operating said processor in a multi-cycle mode.

24. The method of claim 23 including holding off said fourth processor when one of said processors is taking more than a cycle to complete an instruction.

25. A method comprising:  
digital signal processing input data; and  
in response to a write request to a first register, automatically transferring data from a first register to a second register.

26. The method of claim 25 including automatically transferring data from said second register to a third register in response to the transfer of data from said first register to said second register.

1           27.    The method of claim 26 including using a plurality of parallel  
2 processors to process said data and storing information to control which  
3 processors can cause the automatic transfer of data.

1           28.    An article comprising a medium for storing instructions that cause a  
2 processor-based system to:  
3               digital signal process input data; and  
4               in response to a write request to a first register, automatically  
5 transfer data from a first register to a second register.

1           29.    The article of claim 28 further storing instructions that cause a  
2 processor-based system to automatically transfer data from said second register  
3 to a third register in response to the transfer of data from said first register to  
4 said second register.

1           30.    The article of claim 29 further storing instructions that cause a  
2 processor-based system to use a plurality of parallel processors to process said  
3 data and store information to control which of said processors can cause the  
4 automatic transfer of data.